Feedback Shift Register: Random Number Generator

Example of Feedback Shift Register (FSR)

4 bits: 1 2 3 4 5
state: 1 1 0 1

Produce the 5th bit with the following rule:

\[ b_5 = b_{5-p} \oplus b_{5-q} \]

where \( \oplus \) means exclusive OR operation. Then shift the register one bit to the left.

The maximum number of values that FSR can have is \( 2^4 = 16 \) in this example.
With a good choice of \( p \) and \( q \), the register can produce a sequence of period \( 2^4 - 1 = 15 \) before it repeats itself (the value of all bits 0 is excluded, because no other state can be produced from it).

Let us try \((p,q) = (4,3)\), \( b_5 = b_4 \oplus b_3 \)

\[
\begin{array}{cccccc}
1 & 2 & 3 & 4 & 5 \\
1 & 1 & 0 & 1 & 0 \\
\hline
1 & 0 & 1 & 1 & 0 \\
\end{array}
\]

\( \uparrow \)

\( \downarrow \) by 1 bit

\[
\begin{array}{cccccc}
1 & 0 & 1 & 1 & 0 \\
0 & 1 & 0 & 1 & 1 \\
\end{array}
\]
This choice of \((p, q)\) produces a sequence with period 15. Other choices may lead to shorter periods (e.g., \((3, 2)\) gives period 7), so \((p, q)\) must be chosen carefully.

We can now extend this scheme to work with groups of bits, for instance, produce random numbers with the length of 28 bits. The period for 28-bit FSR is \(2^{28} - 1\) (with a good choice of \((p, q)\)). To increase the period we can work with a longer FSR, but take only 28 bits for the random numbers.

In the example that we will consider we take 160-bit FSR to produce 28-bit long random numbers, so the period is \(2^{140}\).

\[14-41 \quad 44-71\]

1-28 29-56 57-84 85-112 113-140 141-168


The rshift [1] to [5] array stores the state of the FSR. Our choice of the pair is \((p, q) = (97, 127)\).

\[b_n = b_{n-97} \land b_{n-127}, \quad n = 141, \ldots, 168\]
For the XOR operation we need bits starting with $141 - 97 = 44$ and $141 - 127 = 14$.

\[
\begin{array}{c}
15 & 13 \\
\hline \\
0 & 0 \\
\end{array}
\quad (\text{rshift}[5] \ll 13) =
\begin{array}{c}
15 & 13 \\
\hline \\
0 & 0 \\
\end{array}
\]

\[
\begin{array}{c}
15 & 13 \\
\hline \\
0 & 0 \\
\end{array}
\quad (\text{rshift}[4] \gg 15) =
\begin{array}{c}
15 & 13 \\
\hline \\
0 & 0 \\
\end{array}
\]

$\ll$ denotes bitwise shift to the left, and $\gg$ to the right in the C language.

Once we get needed bits in place, we can combine them with OR operation:

\[
t_2 = (\text{rshift}[5] \ll 13) \mid (\text{rshift}[4] \gg 15)
\]

Similarly,

\[
t_1 = (\text{rshift}[4] \ll 15) \mid (\text{rshift}[3] \gg 13)
\]

We then combine $t_1$ and $t_2$ with XOR operation and mask 28 bits (remember, we use float, i.e. 32 bits to store the FSR state).

Then we shift the register to the left and produce the floating point number in $[0, 1]$ by dividing by $2^{28}$. 